Goto

Collaborating Authors

 hd vector


One-Shot Graph Representation Learning Using Hyperdimensional Computing

arXiv.org Artificial Intelligence

We present a novel, simple, fast, and efficient approach for semi-supervised learning on graphs. The proposed approach takes advantage of hyper-dimensional computing which encodes data samples using random projections into a high dimensional space (HD space for short). Specifically, we propose a Hyper-dimensional Graph Learning (HDGL) algorithm that leverages the injectivity property of the node representations of a family of graph neural networks. HDGL maps node features to the HD space and then uses HD operators such as bundling and binding to aggregate information from the local neighborhood of each node. Results of experiments with widely used benchmark data sets show that HDGL achieves predictive performance that is competitive with the state-of-the-art deep learning methods, without the need for computationally expensive training.


Efficient Model Adaptation for Continual Learning at the Edge

arXiv.org Artificial Intelligence

Most machine learning (ML) systems assume stationary and matching data distributions during training and deployment. This is often a false assumption. When ML models are deployed on real devices, data distributions often shift over time due to changes in environmental factors, sensor characteristics, and task-of-interest. While it is possible to have a human-in-the-loop to monitor for distribution shifts and engineer new architectures in response to these shifts, such a setup is not cost-effective. Instead, non-stationary automated ML (AutoML) models are needed. This paper presents the Encoder-Adaptor-Reconfigurator (EAR) framework for efficient continual learning under domain shifts. The EAR framework uses a fixed deep neural network (DNN) feature encoder and trains shallow networks on top of the encoder to handle novel data. The EAR framework is capable of 1) detecting when new data is out-of-distribution (OOD) by combining DNNs with hyperdimensional computing (HDC), 2) identifying low-parameter neural adaptors to adapt the model to the OOD data using zero-shot neural architecture search (ZS-NAS), and 3) minimizing catastrophic forgetting on previous tasks by progressively growing the neural architecture as needed and dynamically routing data through the appropriate adaptors and reconfigurators for handling domain-incremental and class-incremental continual learning. We systematically evaluate our approach on several benchmark datasets for domain adaptation and demonstrate strong performance compared to state-of-the-art algorithms for OOD detection and few-/zero-shot NAS.


Commentaries on "Learning Sensorimotor Control with Neuromorphic Sensors: Toward Hyperdimensional Active Perception" [Science Robotics Vol. 4 Issue 30 (2019) 1-10

arXiv.org Artificial Intelligence

This correspondence comments on the findings reported in a recent Science Robotics article by Mitrokhin et al. [1]. The main goal of this commentary is to expand on some of the issues touched on in that article. Our experience is that hyperdimensional computing is very different from other approaches to computation and that it can take considerable exposure to its concepts before attaining practically useful understanding. Therefore, in order to provide an overview of the area to the first time reader of [1], the commentary includes a brief historic overview as well as connects the findings of the article to a larger body of literature existing in the area. I. INTRODUCTION The recent article by A. Mitrokhin, P. Sutor, C. Fermüller, and Y. Aloimonos, "Learning Sensorimotor Control with Neuromorphic Sensors: Toward Hyperdimensional Active Perception", which appeared in Science Robotics vol. 4 issue 30 (2019), presents a case for using a computation framework called hyperdimensional computing also known as Vector Symbolic Architectures (VSAs) for fusing motoric abilities of a robot with its perception system. The idea of computing with random vectors as basic objects is also known as Holographic Reduced Representation [2], Multiply-Add-Permute [3], Binary Spatter Codes [4], Binary Sparse Distributed Codes [5], Matrix Binding of Additive Terms [6], and Semantic Pointer Architecture [7]. All these frameworks are essentially equivalent. In the light of the present very high level of attention to the area of autonomous AIempowered systems from the industry and the society, we hope and believe that the application of VSAs in robotics will get an appropriately increasing attention from the community of AI/robotics researchers and practitioners. Our own experience with VSAs has shown that due to its considerable difference from the conventional computing paradigms the development of intuition and understanding required for practical applications needs to be supported by extended exposure to the details and interpretation of VSAs.


Density Encoding Enables Resource-Efficient Randomly Connected Neural Networks

arXiv.org Machine Learning

The deployment of machine learning algorithms on resource-constrained edge devices is an important challenge from both theoretical and applied points of view. In this article, we focus on resource-efficient randomly connected neural networks known as Random Vector Functional Link (RVFL) networks since their simple design and extremely fast training time make them very attractive for solving many applied classification tasks. We propose to represent input features via the density-based encoding known in the area of stochastic computing and use the operations of binding and bundling from the area of hyperdimensional computing for obtaining the activations of the hidden neurons. Using a collection of 121 real-world datasets from the UCI Machine Learning Repository, we empirically show that the proposed approach demonstrates higher average accuracy than the conventional RVFL. We also demonstrate that it is possible to represent the readout matrix using only integers in a limited range with minimal loss in the accuracy. In this case, the proposed approach operates only on small n-bits integers, which results in a computationally efficient architecture. Finally, through hardware FPGA implementations, we show that such an approach consumes approximately eleven times less energy than that of the conventional RVFL.