Hardware Acceleration of Deep Neural Network Models on FPGA (Part 2 of 2)