Analog Circuits for Constrained Optimization

Neural Information Processing Systems 

This paper explores whether analog circuitry can adequately per(cid:173) form constrained optimization. Constrained optimization circuits are designed using the differential multiplier method. Example circuits in(cid:173) clude a quadratic programming circuit and a constrained flip-flop.