On Joint Learning for Solving Placement and Routing in Chip Design