The Policy-gradient Placement and Generative Routing Neural Networks for Chip Design