Symbolic Model Checking

Kluwer. See also: Symbolic Model Checking: An Approach to the State Explosion Problem. Doctoral thesis, Carnegie Mellon University, 1992 (http://www.kenmcmil.com/pubs/thesis.pdf). J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, L.J. Hwang, Symbolic model checking: 1020 States and beyond, Information and Computation, Volume 98, Issue 2, June 1992, Pages 142-170 (http://www.sciencedirect.com/science/article/pii/089054019290017A). Burch, J. R.; Clarke, E.M.; McMillan, K. L.; Dill, D.L., Sequential circuit verification using symbolic model checking, Design Automation Conference, 1990. Proceedings, 27th ACM/IEEE, vol., no., pp.46,51, 24-28 Jun 1990. (https://ieeexplore.ieee.org/document/114827) Burch, J.R.; Clarke, E.M.; Long, D.E.; McMillan, K.L.; Dill, D.L., Symbolic model checking for sequential circuit verification, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.13, no.4, pp.401,424, Apr 1994 (https://ieeexplore.ieee.org/document/275352). E. M. Clarke, O. Grumberg, K. L. McMillan, and X. Zhao. 1995. Efficient generation of counterexamples and witnesses in symbolic model checking. In Proceedings of the 32nd annual ACM/IEEE Design Automation Conference (DAC '95). ACM, New York, NY, USA, 427-432 (http://dl.acm.org/citation.cfm?id=217565). Burch, Jerry R.; Clarke, Edmund M.; Long, David E.; McMillan, Kenneth L.; and Dill, David L., Symbolic Model Checking for Sequential Circuit Verification. IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No. 4, pp. 401-424, April 1994 (http://www.cs.cmu.edu/~emc/papers/Conference%20Papers/Sequential%20circuit%20verification%20using%20symbolic%20model%20checking.pdf).