VLSI cell placement techniques