VeriGen: A Large Language Model for Verilog Code Generation