VerilogReader: LLM-Aided Hardware Test Generation

Open in new window