VerilogReader: LLM-Aided Hardware Test Generation