Can EDA Tool Feedback Improve Verilog Generation by LLMs?