Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs