VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog

Open in new window