WIP: Large Language Model-Enhanced Smart Tutor for Undergraduate Circuit Analysis