Constrained Bayesian Optimization Using a Lagrange Multiplier Applied to Power Transistor Design