DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model

Open in new window