Co-design of a novel CMOS highly parallel, low-power, multi-chip neural network accelerator