Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset