A Reduction of Input/Output Logics to SAT