Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework