Continuous-time control synthesis under nested signal temporal logic specifications

Open in new window