Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog

Open in new window