Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs