Pseudo Polynomial-Time Top-k Algorithms for d-DNNF Circuits