Decoder-Hybrid-Decoder Architecture for Efficient Reasoning with Long Generation