A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation