HiVeGen -- Hierarchical LLM-based Verilog Generation for Scalable Chip Design

Open in new window